Universal Ingenic SoC development platform: one carrier + per-SoC interposer modules (T10 through A1, any package) on a DDR4 card edge, with an ESP32-S3 BMC for autonomous LLM-driven development.
-
Updated
Jul 17, 2026 - Python
#
dev-board
Here is 1 public repository matching this topic...
Improve this page
Add a description, image, and links to the dev-board topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the dev-board topic, visit your repo's landing page and select "manage topics."